Quality in Constructed Project: Surveying Engineering
- 期刊名称Journal of Surveying Engineering
- 作者Greulich, Gunther; Valentine, Wayne H.; Chamard, R. R.
- 卷第120卷
- 期第2期
- 印刷ISSN0733-9453
- 电子ISSN1943-5428
- 文件大小652.49KB
- 发表时间1994-05
- DOI10.1061/(ASCE)0733-9453(1994)120:2(52)
- 页码52-61
An 8-GS/s 200-MHz Bandwidth 68-mW <formula formulatype="inline"><tex notation="TeX">$DeltaSigma$</tex></formula> DAC in 65-nm CMOSBhide, Ameya; Najari, Omid Esmailzadeh; Mesgarzadeh, Behzad; Alvandpour, Atila · IEEE Transactions on Circuits and Systems II: Express Briefs · 2013
Design and analysis of high-speed split-segmented switched-capacitor DACsDuong, Quoc-Tai; Bhide, Ameya; Alvandpour, Atila · Analog Integrated Circuits and Signal Processing · 2017
Effect of Clock Duty-Cycle Error on Two-Channel Interleaved <inline-formula> <tex-math notation="LaTeX">$DeltaSigma$</tex-math></inline-formula> DACsBhide, Ameya; Ojani, Amin; Alvandpour, Atila · IEEE Transactions on Circuits and Systems II: Express Briefs · 2015
An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOSBhide, Ameya; Alvandpour, Atila · IEEE Journal of Solid-State Circuits · 2015
[IEEE 2010 NORCHIP - Tampere, Finland (2010.11.15-2010.11.16)] NORCHIP 2010 - Design of CMOS sampling switch for ultra-low power ADCs in biomedical applicationsDai Zhang, ; Bhide, Ameya K; Alvandpour, Atila · 2010
[IEEE 2014 International Symposium on Integrated Circuits (ISIC) - Singapore (2014.12.10-2014.12.12)] 2014 International Symposium on Integrated Circuits (ISIC) - Timing challenges in high-speed interleaved ΔΣ DACsBhide, Ameya; Alvandpour, Atila · 2014
[IEEE ESSCIRC 2011 - 37th European Solid State Circuits Conference - Helsinki, Finland (2011.09.12-2011.09.16)] 2011 Proceedings of the ESSCIRC (ESSCIRC) - A 53-nW 9.12-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for medical implant devicesZhang, Dai; Bhide, Ameya; Alvandpour, Atila · 2011