Conduction system ablation using ferrite rod for cardiac arrhythmia
- 期刊名称IEEE Transactions on Magnetics
- 作者Hoshino, T.; Sato, T.; Masai, A.; Sato, K.; Matsuki, H.; Seki, K.; Sato, H.; Kishiro, K.; Urabe, S.; Kido, K.
- 卷第30卷
- 期第6期
- 印刷ISSN0018-9464
- 文件大小320.78KB
- 发表时间1994
- DOI10.1109/20.334190
- 页码4689-4691
An expert tool for digital circuit designF.N. Sibai; K.L. Watson · 1990
A Two-Dimensional Low-Diameter Scalable On-Chip Network for Interconnecting Thousands of CoresSibai, F.N. · 2012
[IEEE Comput. Soc. Press Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation - McLean, VA, USA (6-9 Feb. 1995)] Proceedings Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation - Performance analysis and optimal system configuration of hierarchical two-level COMA multiprocessorsTing-Li Hu, ; Sibai, F.N. · 1994
Digitally intensive wireless transceiversStaszewski, Robert Bogdan · IEEE Design & Test of Computers · 2012
Adaptive Alternate Analog TestStratigopoulos, Haralampos-G.; Mir, Salvador · IEEE Design & Test of Computers · 2012
The Olympus synthesis systemDe Micheli, G.; Ku, D.; Mailhot, F.; Truong, T. · IEEE Design & Test of Computers · 1990
Clock system designWagner, K.D. · IEEE Design & Test of Computers · 1988
Alpha 21164 testability strategyBhavsar, D.K.; Edmondson, J.H. · IEEE Design & Test of Computers · 1997
Automatic generation of parallel CRC circuitsSprachmann, M. · IEEE Design & Test of Computers · 2001
Automated BIST for sequential logic synthesisStroud, C.E. · IEEE Design & Test of Computers · 1988
Minimizing FPGA interconnect delaysBrown, S.; Khellah, M.; Vranesic, N. · IEEE Design & Test of Computers · 1996