Architecture validation for processors
- 期刊名称ACM SIGARCH Computer Architecture News
- 作者Ho, Richard C.; Yang, C. Han; Horowitz, Mark A.; Dill, David L.
- 卷第23卷
- 期第2期
- 印刷ISSN0163-5964
- 文件大小952.73KB
- 发表时间1995-05-01
- DOI10.1145/225830.224450
- 页码404-413
WatchdogNagarakatte, Santosh; Martin, Milo M. K.; Zdancewic, Steve · ACM SIGARCH Computer Architecture News · 2012
DRPMGurumurthi, Sudhanva; Sivasubramaniam, Anand; Kandemir, Mahmut; Franke, Hubertus · ACM SIGARCH Computer Architecture News · 2003
Memory access buffering in multiprocessorsDubois, M.; Scheurich, C.; Briggs, F. · ACM SIGARCH Computer Architecture News · 1986
SPEC CPU2006 benchmark descriptionsHenning, John L. · ACM SIGARCH Computer Architecture News · 2006
Physically addressed queueing (PAQ)Jung, Myoungsoo; Wilson, Ellis H.; Kandemir, Mahmut · ACM SIGARCH Computer Architecture News · 2012
ChiselHasan, Jahangir; Cadambi, Srihari; Jakkula, Venkatta; Chakradhar, Srimat · ACM SIGARCH Computer Architecture News · 2006
Storage research in industry and universitiesThomasian, Alexander · ACM SIGARCH Computer Architecture News · 2010
Reducing the cost of branchesMcFarling, S.; Hennesey, J. · ACM SIGARCH Computer Architecture News · 1986