Fault secure datapath synthesis using hybrid time and hardware redundancy
- 作者Kaijie Wu; Karri, R.
- 卷第23卷
- 期第10期
- 印刷ISSN0278-0070
- 电子ISSN1937-4151
- 文件大小521.88KB
- 发表时间2004
- DOI10.1109/tcad.2004.835132
同标题推荐
IEEE Circuits and Systems Society Information2012
IEEE Circuits and Systems Society Information2012
IEEE Circuits and Systems Society Information2011
IEEE Circuits and Systems Society Information2011
IEEE Circuits and Systems Society Information2011
IEEE Circuits and Systems Society Information2011
IEEE Circuits and Systems Society Information2011
IEEE Circuits and Systems Society Information2011