Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits
Mukhopadhyay, S.; Bhunia, S.; Roy, K.
- 作者Mukhopadhyay, S.; Bhunia, S.; Roy, K.
- 卷第25卷
- 期第8期
- 印刷ISSN0278-0070
- 电子ISSN1937-4151
- 文件大小545.76KB
- 发表时间2006
- DOI10.1109/tcad.2005.855934