[IEEE 2009 Formal Methods in Computer-Aided Design (FMCAD) - Austin, TX, USA (2009.11.15-2009.11.18)] 2009 Formal Methods in Computer-Aided Design - Scaling VLSI design debugging with interpolation
Keng, Brian; Veneris, Andreas
- 作者Keng, Brian; Veneris, Andreas
- 文件大小179.83KB
- 发表时间2009
- DOI10.1109/fmcad.2009.5351130
- 页码144-151