Ripple Voltage Injection to Mitigate Limit Cycle in Digitally Controlled Intermediate Bus Architectures
- 期刊名称IEEE Transactions on Power Electronics
- 作者Roy, Rabishankar; Kumar, Inder; Kapat, Santanu
- 印刷ISSN0885-8993
- 电子ISSN1941-0107
- 文件大小5459.90KB
- 发表时间2019
- DOI10.1109/TPEL.2019.2927428
- 页码1-1
Communication contention in task schedulingSinnen, O.; Sousa, L.A. · IEEE Transactions on Parallel and Distributed Systems · 2005
Distributed Data ReplenishmentNguyen, Kien; Nguyen, Thinh; Kovchegov, Yevgeniy; Le, Viet · IEEE Transactions on Parallel and Distributed Systems · 2013
Mapping with Space Filling SurfacesAhmed, Masood; Bokhari, Shahid · IEEE Transactions on Parallel and Distributed Systems · 2007
Augmented ring networksAiello, W.; Bhatt, S.N.; Chung, F.R.K.; Rosenberg, A.L.; Sitaraman, R.K. · IEEE Transactions on Parallel and Distributed Systems · 2001
State of the JournalBader, David A. · IEEE Transactions on Parallel and Distributed Systems · 2014
Register constrained modulo schedulingZalamea, J.; Llosa, J.; Ayguade, E.; Valero, M. · IEEE Transactions on Parallel and Distributed Systems · 2004
Diverse Firewall DesignLiu, Alex X.; Gouda, Mohamed G. · IEEE Transactions on Parallel and Distributed Systems · 2008
Collaborative Policy AdministrationWeili Han, ; Zheran Fang, ; Yang, Laurence Tianruo; Gang Pan, ; Zhaohui Wu, · IEEE Transactions on Parallel and Distributed Systems · 2014