[IEEE 2014 21st International Conference on Telecommunications (ICT) - Lisbon, Portugal (2014.5.4-2014.5.7)] 2014 21st International Conference on Telecommunications (ICT) - Digital and physical layer network coding performance in the context of enforced fairness
- 作者Miliotis, V.; Alonso, L.; Verikoukis, C.
- 文件大小254.27KB
- 发表时间2014
- DOI10.1109/ict.2014.6845083
- 页码72-76
Digitally intensive wireless transceiversStaszewski, Robert Bogdan · IEEE Design & Test of Computers · 2012
Adaptive Alternate Analog TestStratigopoulos, Haralampos-G.; Mir, Salvador · IEEE Design & Test of Computers · 2012
The Olympus synthesis systemDe Micheli, G.; Ku, D.; Mailhot, F.; Truong, T. · IEEE Design & Test of Computers · 1990
Clock system designWagner, K.D. · IEEE Design & Test of Computers · 1988
Alpha 21164 testability strategyBhavsar, D.K.; Edmondson, J.H. · IEEE Design & Test of Computers · 1997
Automatic generation of parallel CRC circuitsSprachmann, M. · IEEE Design & Test of Computers · 2001
Automated BIST for sequential logic synthesisStroud, C.E. · IEEE Design & Test of Computers · 1988
Minimizing FPGA interconnect delaysBrown, S.; Khellah, M.; Vranesic, N. · IEEE Design & Test of Computers · 1996